Probabilistic Symbolic Simulation and Veri cation with -OBDDs
نویسندگان
چکیده
Ordered Binary Decision Diagrams (OBDDs) have already proved useful in the veriication of combinational and sequential circuits. Due to limitations of the descriptive power of OBDDs several more general models of Binary Decision Diagrams have been studied. In this paper,-OBDDs-also known as Mod2OBDDs-in respect to their ability to serve as a tool for combinational veriication are considered. Besides the application of-OBDDs, the more general problem of how to exploit the inherent potential of-OBDDs more eeciently is addressed.
منابع مشابه
Towards a Verification Technique for Large Synchronous Circuits
We present a symbolic simulation based veri cation approach which can be applied to large synchronous circuits A new technique to encode the state and input constraints as parametric Boolean expressions over the state and input variables is used to make our symbolic simulation based veri cation approach e cient The constraints which are encoded through parametric Boolean expressions can involve...
متن کاملFormal Veri cation of Memory Arrays
Veri cation of memory arrays is an important part of processor veri cation. Memory arrays include circuits such as on-chip caches, cache tags, register les, and branch prediction bu ers having memory cores embedded within complex logic. Such arrays cover large areas of the chip and are critical to the functionality and performance of the system. Hence, these circuits are custom designed at the ...
متن کاملCmos Circuit Veriication with Symbolic Switch-level Timing Simulation
CMOS Circuit Veri cation with Symbolic Switch-Level Timing Simulation Clayton B. McDonald ([email protected]) Randal E. Bryant ([email protected]) Electrical and Computer Engineering Department Carnegie Mellon University 5000 Forbes Ave, Pittsburgh, PA 15213 Abstract Symbolic switch-level simulation has been extensively applied to the functional veri cation of CMOS circuitry. We have ex...
متن کاملVERIFUL : VERI cation using FUnctional Learning
It is well known that learning (i.e., indirect implications) based techniques perform very well in many instances of combinational circuit veri cation when the two circuits being veri ed have many corresponding internal equivalent points. We present some results on combinational circuit design veri cation using a powerful, and highly general learning technique called functional learning. Functi...
متن کاملOn the Reuse of Symbolic Simulation Results for Incremental Equivalence Verification of Switch-Level Circuits
Incremental methods are successfully applied to deal with successive veri cations of slightly modi ed switchlevel networks. That is, only those parts a ected by the changes are symbolically traversed for veri cation. In this paper, we present an incremental technique for symbolic simulators which is inspired in both existing incremental techniques for non-symbolic simulators and a token-passing...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999